A Python wrapper for SIS
A simple BLIF (berkeley logic interchange format) parser
Arithmetic circuits generator to Verilog, BLIF, C etc.
The modern shell for SIS (the circuit simulator and optimizer)
Generate graphs from BLIF files
