A seamless python to Cadence Virtuoso Skill interface
Python SDK to run simulation on cadence and automate process.
Software and documentation view types in Cadence Virtuoso
Generates verilogA testbench for verification of analog IPs (VLSI design)
