Python classes to create agnostic wave files for HDL simulator viewer
SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
EDA tool detection, configuration and selection layer.
