An abstract language model of SystemVerilog (incl. Verilog) written in Python.
Control and Status Register map generator for HDL projects
