A library of AST nodes for HDL languages (Verilog, VHDL, ...) and transpiler/compiler utilities
VHDL/Verilog/SystemC code generator, simulator API written in python/c++
