An abstraction library for interfacing EDA tools
Python/PyPI wrapper for Verilator
Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats
SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
🪀 Tool to play with HDL (inspired by EdaPlayground)
