pyadms: Verilog-A Compiler
Generates verilogA testbench for verification of analog IPs (VLSI design)
A fast generative model for stochastic memory cells
