PyPI Stats
  • Insights
  • PyPI
  • GitHub
  • Search
  • Compare
  • Advisories
  • Ecosystem
  • About
Home

Search Packages

Find Python packages by name, description, GitHub topic, or filter by metrics
cocotb
cocotb

cocotb: Python-based chip (RTL) verification

277K 2K 637
olofk
edalize

An abstraction library for interfacing EDA tools

161K 763 226
siliconcompiler
siliconcompiler

Modular hardware build system

124K 1K 127
olofk
fusesoc

Package manager and build abstraction tool for FPGA/ASIC development

117K 1K 269
cocotb
cocotb-bus

Pre-packaged testbenching tools and reusable bus interfaces for cocotb

115K 78 49
jeremiah-c-leary
vsg

Style guide enforcement for VHDL

35K 238 60
VUnit
vunit-hdl

VUnit is a unit testing framework for VHDL/SystemVerilog

22K 826 292
VHDL
pyvhdlmodel

An abstract language model of VHDL written in Python.

17K 64 16
tsfpga
tsfpga

A flexible and scalable development platform for modern FPGA projects.

7K 42 8
FPGA-Research
fabulous-bit-gen

Bitstream generation for FABulous FPGAs

5K 2 3
davidel
pyxhdl

Python Frontend For VHDL And Verilog

4K 23 2
hdl-registers
hdl-registers

An open-source HDL register code generator fast enough to run in real time.

4K 88 13
bugratufan
axion-hdl

Axion-HDL: Automated AXI Register Space Generation Tool

3K 10 1
jpt13653903
tree-sitter-vhdl

A VHDL parser for syntax highlighting.

3K 23 5
SimplHDL
simplhdl

Simulation and implementation flow for hardware description languages

2K 8 3
Nic30
hdlconvertorast

A library of AST nodes for HDL languages (Verilog, VHDL, ...) and transpiler/compiler utilities

1K 41 12
Paebbels
pyversioning

Gather version information and export as any programming language source file for inclusion into compilation.

1K 5 2
Paebbels
pyvhdlparser

Streaming based VHDL parser.

1K 86 15
edaa-org
pyedaa-projectmodel

An abstract model of EDA tool projects.

1K 14 1
XedaHQ
xeda

Cross EDA Abstraction and Automation

927 41 5
Nic30
hdlconvertor

Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4

855 324 78
Nic30
hwt

VHDL/Verilog/SystemC code generator, simulator API written in python/c++

725 224 30
inmcm
simonspeckciphers

Implementations of the NSA's Simon and Speck Block Ciphers

696 103 42
cclienti
wavedisp

Python classes to create agnostic wave files for HDL simulator viewer

690 13 1
    • Data from PyPI, GitHub, ClickHouse, and BigQuery