Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
VHDL and System Verilog parser written in c++
