Search Packages

edalize

An abstraction library for interfacing EDA tools

tsfpga

A flexible and scalable development platform for modern FPGA projects.

vivado-mcp

Vivado MCP Server — AI 驱动的 FPGA 开发助手，自动诊断 CRITICAL WARNING 并给出修复建议

rapidwright

Build Customized FPGA Implementations for Vivado

simplhdl

Simulation and implementation flow for hardware description languages

svreal

Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats

cocotb-vivado

Limited python / cocotb interface to Xilinx/AMD Vivado simulator.

xilinx-language-server

xilinx language server

pyedaa-toolsetup

EDA tool detection, configuration and selection layer.

pyfpga

A Python package to use FPGA development tools programmatically.

pcbpy

A Cadence Allegro PCB schematics parser and verification tool. Together with IBERTpy can configure, run, and compile Vivado IBERT eye diagrams using information from Cadence Allegro schematics.

crczero

Generates synthesizable VHDL & Verilog, parallel CRC modules from a built-in catalog of 80+ named algorithms, or from user-supplied polynomial parameters. Optional AXI4-S wrappers, Self-checking testbenches with VCD waveform output are included. Hardware tested.